Abstract-The technology development cycle continues to shrink, which very often requires evaluation of circuit design and technology choices using circuit simulators at the time when no real silicon is available. In this paper, we present an efficient methodology for generating pre-silicon device models for advanced CMOS processes. The methodology allows accurate prediction of the full MOS -characteristics for the future technologies combining a constraint back-propagation algorithm based upon a few critical specifications, physical models for the advanced device phenomena, and the empirical data from devices of an existing technology. The methodology has been tested on two CMOS production technologies. Good prediction results are achieved: for nMOS the rms error is 1%-2%, for pMOS it is 2%-4%.
I. INTRODUCTION
W ITH THE reduction of the technology development cycle, it becomes increasingly important to be able to predict the performance of the next-generation devices. The ability to do such a prediction would be useful both for early circuit design efforts and technology development. The circuit designers would be provided with SPICE models long before any real silicon is available for model extraction, enabling them to evaluate their circuits under the realistic conditions. Technology groups could use it as a tool to evaluate the device being developed, consider the alternatives, and optimize the device performance for the number of targets and design choices. The attempts at pre-silicon SPICE model generation has previously relied on an extremely time-consuming process and device simulation which is also not very accurate because of lack of good high-field mobility models. Here we propose an efficient methodology that is based on a compact BSIM3v3 device model. Accuracy of results is ensured by the introduction of the constraint back-propagation method.
First, accurate physical MOS models are needed. We adopt BSIM3v3 as our main predictive tool, because it is a standard compact model that is well tested and widely used in the industry [1] . It is a physics-based model that accurately models many advanced MOS phenomena. However, we found that some effects that become important with device scaling are not yet included into most commercially available versions of the model, and thus require additional external modeling. These are quantization of inversion-layer charge and velocity overshoot. J. An, C. Jiang, B. Liu, and C. Riccobene are with Advanced Micro Devices, Sunnyvale, CA 94088 USA.
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Prediction of source/drain parasitic resistance is also crucial for accurate prediction of device performance characteristics. Second, in order to guarantee that the resulting SPICE model file (a set of model parameters) is a close representation of a real future device, some critical parameters need to be explicitly targeted. For example, the linear region threshold voltage , and the saturation voltage of a nominal device are critical. BSIM3v3 has no way of predicting the degree of shortchannel effects (such as threshold voltage roll-off and drain-induced barrier lowering) that are determined by a two-dimensional (2-D) doping profile. Thus, we adjust the appropriate BSIM3v3 model parameters using a constraint back-propagation algorithm to better approximate the correct short-channel behavior.
The overall flow of the methodology is shown in Fig. 1 . First, the critical process parameters, that can be determined a priori, are specified: transistor gate length , physical oxide thickness , and junction depth . Additional physical models are used to approximate electrical oxide thickness, source-drain resistance , and the value of saturation velocity . Explicit specification of several electrical and technological targets is then used to find a set of important electrical parameters of the model ( ) with the constraint back-propagation method. The rest of the model parameters are based on the empirical data from existing technology.
II. ADDITIONAL DEVICE MODELING
The accurate prediction of the device electrical characteristics is impossible without good prediction of the electrical oxide thickness , the source/drain series resistance , and the saturation velocity . The continuing reduction of oxide thickness leads to the increased importance of the effect of inversion-layer quantization and gate poly-Si depletion [2] . With the physical thickness of oxide film approaching 1.5-2.0 nm, the extra 0.4-0.6 nm due to the effective inversion-layer thickness become significant. Therefore, in order to predict the correct electrical behavior of the device, we need an analytical model of the effective . Here we employ an empirical model proposed by King et al. [3] : (1) where is the depletion-region width, and is due to gate poly-Si depletion effect and is modeled by BSIM internally. Equation (1) indicates that the difference between the electrical and the physical is about 15%. Also, as follows from the above expression, is -dependent (Fig. 2) .
0018-9200/01$10.00 © 2001 IEEE Source and drain series resistance strongly affects the device characteristics, and is crucial for accurate prediction. At the same time, estimating is difficult, because it depends on a number of process and technology conditions, such as the choice of contact material, the spacer width, the shape of the 2-D impurity profile in the source/drain regions, and other factors. One way to predict the value of may be to employ the technology CAD tools, e.g., the process and device simulators. However, this is a time-consuming procedure, and the accuracy of the results is doubtful. Instead, following our overall emphasis on analytic modeling, we employ a set of models [4] , [5] describing all components of in a closed-form manner. The following equivalent model is used (Fig. 3) : (2) Here, is the contact resistance between the salicide and n regions, is the resistance of the n diffusion, is the resistance due to current spreading near the channel vicinity, and is the resistance of the accumulation layer in the source and drain regions. Substituting all the terms, we get (3) In this equation, is the n region sheet resistivity, and is contact resistivity. is the length of the n region from the contact window to the channel, is the channel doping con- centration, is the accumulation layer thickness; is the tabulated exponential integral, is the steepness of the doping profile near the channel, is the channel width, is the overlap distance, is depletion width of the source-channel pn-junction, and is the -dependent accumulation layer mobility [4] .
As is scaled below 0.2 m, the velocity of electrons in the channel may transiently overshoot its steady-state saturation value, resulting in the increase of average carrier velocity, and, ultimately, in increased current drive. The exact modeling of velocity overshoot is complex, involving solving the energy-balance equation. We adopt an approximate solution of the energy-balance equation described by Sinitsky [6] . The advantage of this simple formulation is that it allows us to relate the amount of overshoot to a BSIM3v3 input parameter , and thus model the phenomenon externally of the model engine: (4) where ps is the energy relaxation time. Plotting this expression (Fig. 4) , we find that starts to increase for below 0.2-0.15 m, indicating the importance of accounting for the overshoot.
III. CONSTRAINT BACK PROPAGATION
In order to improve accuracy of the prediction and the usefulness of the technique, several methodological refinements are proposed. There exists a group of critically important device parameters (Table I) primarily determined by the exact shape of a 2-D impurity profile. Because in the early stages of technology development, such precise information about the process in not known, analytical prediction of many device parameters is impossible. On the other hand, long before that, the technology groups have already come up with electrical specifications for devices of the next technology generation, and we as- sume that these specifications are most likely to be met. We propose to utilize the available information through the constraint back-propagation method, which guarantees that the generated device models accurately correspond to the specifications.
The method of constraint back-propagation consists essentially in solving an inverse modeling problem: given an electrical, or technological, specification, find the appropriate BSIM3v3 device model parameters. In this way, a final constraint (e.g., the value of linear-region threshold voltage, ) is propagated backward in order to find an unspecified model parameter (e.g., the value of channel doping, ), guaranteeing the accurate device behavior:
Constraint Back Propagation
The model parameters are found through an iterative procedure in which a parameter is adjusted until the model output corresponds to the specified constraints. In the current realization of the methodology, this procedure was done manually; however, some automation is possible here. Note that there is no circularity in our approach: the end-goal is to predict the devicebehavior, given a set of inputs most accurately describing the device. Because the parameters we adjust are inputs (independent variables) to BSIM -equations, the -prediction is still carried out by these equations. Table I lists all other model parameters found through constraint back propagation. The same philosophy is used in finding the value of effective channel length, whose correct estimation is critical for the accurate prediction of the MOS -characteristics. It is well known that electrical , estimated during the device parameter extraction, may be different from the physical (defined Fig. 5 . Improvement of prediction accuracy over four modeling levels. as the distance between the source and drain regions). We propose a capacitance-based formulation (5) and are overlap and fringing capacitances and is the channel width. Here, the constraint is the value of the overlap capacitance , usually, determined by the required ring oscillator speed. The fringing capacitance can be evaluated analytically or with a 2-D simulator.
The final ingredient of the methodology concerns dealing with the rest of BSIM3v3 parameters. Despite the physical basis of the model, it still contains many second-order empirical parameters. Because we cannot predict these empirical parameters, we choose to keep them constant from one technology to the next: a model extracted from an existing (mature) technology in the most physical way, avoiding global optimization, provides the estimate of the rest of the model parameters. Out of about 120 BSIM3v3 model parameters, only eleven are modified, with the rest remaining unchanged. Table II summarizes how the BSIM3v3 parameter space is partitioned, and which parameters are modified or remain unchanged.
IV. RESULTS
We have tested the methodology on two production CMOS technologies. First, a full BSIM3v3 model was carefully extracted for a mature 0.35-m production CMOS process. No global optimization was used; special care was given to correctly modeling , i.e., accounting for quantum effect and poly-Si depletion. Next, a set of physical parameters for the next technology generation-a 0.25-m production CMOS process-was specified. Four levels of prediction accuracy were analyzed (Table III) and compared with the available measured data to observe the gradual improvement of prediction (Fig. 5) . Note that improvement in prediction accuracy of -and -curves is not the same when the new modeling parameters are added. The comparison ofcurves predicted using the second level of modeling complexity (Fig. 6) , with those predicted using the complete methodology, emphasizes the need for the fuller modeling (Fig. 7) . A particularly important parameter is . For pMOS, the prediction accuracy was found to be reasonable but somewhat worse ( Fig. 8) . Overall accuracy of prediction was good: for nMOS the rms error was 1%-2%, for pMOS it was 2%-4%. We also applied the methodology toward predicting the characteristics of a 0.18-m CMOS technology. Again, the bulk of the model parameters was "inherited" from the 0.35-m technology. Reasonably good prediction accuracy is achieved (Fig. 9 ).
V. CONCLUSION
We presented a methodology for predicting the next-generation device models that may be used in early circuit design and technology development. Reasonable predictive accuracy is possible through additional modeling of device phenomena and a novel constraint back-propagation approach.
